所在位置：首页 → 行业软件 → 机械电子 → ADCLK846,pdf,datasheet 1.8 V, 6 LVDS/12 CMOS Outputs Low Power

ADCLK846,pdf,datasheet

1.8 V, 6 LVDS/12 CMOS Outputs Low Power

软件大小：239KB
更新日期：2009/9/30
软件语言：简体中文
软件类别：机械电子
软件授权：共享软件
软件官网：暂无
适用平台：Vista, Win2003, WinXP, Win2000, NT

分

50% 50%

PC6本地下载文件大小：239KB 高速下载需下载高速下载器，提速50%

软件介绍精品推荐相关视频人气软件相关文章评论0下载地址

为您推荐：机械电子

TheADCLK846isa1.2GHz/250MHzLVDS/CMOS。

相关软件软件大小版本说明下载地址

The ADCLK846 is a 1.2 GHz/250 MHz, LVDS/CMOS, fanout buffer optimized for low jitter and low power operation. Possible configurations range from 6 LVDS to 12 CMOS outputs, including combinations of LVDS and CMOS outputs. Two control lines are used to determine whether fixed blocks of outputs are LVDS or CMOS outputs.

The clock input accepts various types of single-ended and differential logic levels including LVPECL, LVDS, HSTL, CML, and CMOS.

Table 8 provides interface options for each type of connection. The SLEEP pin enables a sleep mode to power down the device.

This device is available in a 24-pin LFCSP package. It is specified for operation over the standard industrial temperature range of −40°C to +85°C.

精品推荐

下载地址